Abstract-This paper proposes a kind of project which is about FPGA (the Field Programmable Gate Array, FPGA) hardware implementation scheme for PID AQM algorithm. According to the analyses of the relatively mature discrete PID algorithm, we realized PID algorithm by using the combination of LPM (Library of Parameter Modules) macro module and Verilog code in FPGA. In this article, we write the program of serial communication to achieve data communication of FPGA with the router (Ipcop), and we use the interface to connect PID algorithm and FPGA serial communication module, the purpose of which is to achieve the control of PID algorithm to control network communication data flow. This article uses FPGA to reduce the consumption of router by achieving PID AQM algorithm, which can improve the algorithm's speed of execution and the real time performance.
INTRODUCTION
AQM (Active Queue Management, AQM) algorithm is an important cluster of algorithms to control network congestion in the router nodes. AQM algorithms through the intermediate node of the network randomly discard IP packets, expecting the smaller queuing delay and larger data throughput. So far, researchers have proposed many AQM algorithms [1] [2], such as RED, PID, BLUE, AQM algorithm based on neural prediction model control, etc. In simulation environment, AQM algorithms with good control effect but with unsatisfactory effect in practice application, mainly because of computational complexity of such algorithms. Adding AQM algorithms to the router directly will increase the computation in control and over consumption of router resources, and make the real-time of an AQM algorithm worse. For the above defects of AQM algorithm in actual deployment, we proposed two aspects to improve the control effect of AQM algorithm. On the one hand, we try to improve the computing speed of AQM algorithm directly; on the other hand, to add AQM algorithm to an external device.
For several AQM algorithms have problem of long response time, PID AQM algorithm was proposed [3] . And they use NS2 to simulation it under the condition of different load, different time delay. Simulation results indicate the PID algorithm is stable, robust, fast response. So far, many researchers have do their best to improve PID algorithm [4] . In order to improve the effect of algorithm in practical application, we focus to the hardware implementation scheme [5] . The emergence of the FPGA [6] and its powerful function provide the new train of thought for us in congestion control. FPGA has the capabilities of fast operation, rich hardware resources, working in parallel manner, and processing data with high efficiency, fast processing speed, strong program ability, good real-time, etc. Many researchers have used FPGA for AQM algorithm implementation [7] . And we have implemented RED algorithm in FPGA, which laid a solid foundation for this study [8] .
This paper proposes a kind of project which is about FPGA hardware implementation scheme for PID AQM algorithm. Specific steps as shown below. Firstly, we analyze the mathematical formula of discrete PID algorithm. Secondly, we use the combination of the LPM macro module and Verilog code accurately to complete PID circuit scheme. Thirdly, we use the software method to realize the serial communication of FPGA side to realize data interaction between FPGA and Ipcop. Lastly, through the analyzing of simulated waveform, we verify the correctness of the PID algorithm. At the end of this article, we compared real-time values calculated by PID algorithm with the actual values by using the C programming language and Logic Analyzer to verify the functions of serial communications. was introduced into the AQM mechanism, on the basis of the PI algorithm, shorter the time of queue length reach stable scheduling. Discrete PID expression as shown below,
When the PID controller is applied to the field of congestion control, q(k), p(k), and e(k) (e(k)=q(k)-qref ), respectively denote the instantaneous queue length, drop probability, deviation, and qref represents expected queue length. The principle diagram of PID algorithm is shown in Fig. 1 . Obviously, the controller consists of one subtraction module, one add module, four delay modules (D in Fig. 1 ), and three multiplier modules. 
A. The design of the Subtraction Module
Fist we write Verilog code of subtraction module, The main Verilog code of subtraction are shown in Fig. 2 , and then compiler it to generate symbol file to realize the subtraction module. The purpose is to generate visual circuit diagram. 
B. The design of the Add Module
Four-terminals add module, as shown in Fig. 3 , was established by using the LPM macro module of Quartus Ⅱsoftware. And then we get symbol files of add module.
C. The Design of Delay Module
Delay module was established by using the Verilog non-blocking assignment statements. By outputting the result e(k), which was calculated by delay module, in the next one or two clock can we obtain e(k-1) or e(k-2) delay signal. The main Verilog code of delay module are shown in Fig. 4 . Then compiler to generate symbol file to realize the delay module. 
D. The Design of Multiplication Module
Multiplier module realized by calling the LPM macro module, as shown in Fig. 5 , of which -2226 is coefficient of b, and then we get symbol files of multiplier module. The next work is to link the symbol file of modules above together according to the diagram of the PID algorithm, as shown in Fig 6, we can obtain engineering principle diagram of the PID algorithm.
The next step is to build communication between the FPGA and the router in the FPGA hardware side.
III. THE IMPLEMENTATION SCHEME OF SERIAL COMMUNICATION FUNCTION IN FPGA SIDE
The Function of the FPGA-side is responsible for receiving data of q (instantaneous queue, q) send by router, and sending the data of p (packet loss rate, p) calculated by PID algorithms to router. Serial communication uses Nios II soft-launched core processor [9] . First of all, set up a SOPC system on FPGA. FPGA can realize serial communication when the SOPC hardware platform and software drive program are completed.
A. The Hardware Development of SOPC System
This design uses the strongest type of Nios II/f to realize CPU module, as shown in Fig. 7 . The CPU module is the heart of the system. 
B. The Driver Software of SOPC System
According to the steps above of building hardware system, the next work is to undertake the corresponding software to drive the hardware system. For example, computer cannot work without operating system software, operating system software, etc.
UART and PI/O are peripherals in the Nios II system and be regarded as external architecture to complete the relevant functional operation. The main code of uart.c file are shown in Fig. 10 . The header files of SOPC system and header files of serial have different functions. The header file of SOPC is automatically generated by the system and defines related peripherals of hardware structure. The header file of serial communication defines functions related to the operation of the serial. The main code of Uart. h file are shown in Fig. 11 .
The main. c files contain information about the external hardware operation. The main code of main.c file as shown in Fig. 12 . Specific information as follows,
Receive data q; Send data q to the PID algorithm hardware circuit ; Drive PID algorithm Hardware circuit ; Accept the outcome data p of the operation, etc. Nios II is soft-core processor, and how to implement the interface between the Nios II and PID algorithm hardware circuit is a key issue. As shown in Fig. 12 , this design uses a PI/O and adds assignment statements to the PI/O port to drive level jump to generate falling edge that can be used to drive PID algorithm hardware circuit.
The next step is to build communication between the FPGA and PID algorithm.
IV. FPGA SERIAL JOINT WITH PID ALGORITHM
After receiving q that sent by the router, FPGA sent it to the PID algorithm modules to compute to get the drop probability p. The q values are assigned to a defined 32-bit PI/O module through software programming. The link way is shown in Fig. 13 . The p (drop probability,p) values calculated by the PID algorithm module will be sent back to the serial communication module. And in the next step p will be sent to the router. The p values are assigned to a defined 32-bit PI/O module through software programming. The link way is shown in Fig. 14. By the design ideas of this article, as long as the router uses serial communication for data exchange with the FPGA side , and only the PID algorithm is embedded into the router can we achieve effective network congestion control. Fig. 15 records the simulation data in period of 220ns to 460ns. In Fig. 15 , CLK represents the system clock signals, rising along effectively, and its frequency is 50 MHZ; q is the instantaneous queue length of input signal; e is the deviation; ae represents ae (k) which equals 1390; delay1 represents deviation e that delays one clock cycle and delay1 equals e(k-1); be_1 represents be(k-1) and it equals -2226; delay2 represents deviation e that delays two clock cycles and delay2 represents e(k-2); ce_2 is ce(k-2) and it equals 873; p is output signal of discarding probability. Check the accuracy of delay module. On arrival of rising along signal at the k moment, signal q equals 207. Because e(k) = q(k)-200, so e(k) equals 7. Similarly, at k-1 moment, q(k-1) = 195, e(k-1) = -5; At k-2 moment, q(k-2) = 184, e(k-2) = -16. In Fig. 15 , delay1(k) equals -5 which represents the deviation e(k) outputs one clock cycle later, Similarly, delay2(k) equals -16. Therefore, the delay module realized delay function.
Check the accuracy of multiplier module. When arrival of rising along signal at the k moment, according to the PID algorithm formula ae(k) = 9730, be(k-1) = 11130, ce(k-2) = -13968. In Fig. 15 , we can see that functional simulation results are correct, so the design of multiplier module is correct.
Check the accuracy of discard probability p. When arrival of rise along q(k) is 207 at the k time, according to the formula(1), p(k) = 68063. In Fig. 15 , at k moment simulation results p(k) = 68063, so discard probability is correct in this design.
The related parameters for FPGA to realize the PID AQM algorithm were set the same as the function simulation experiment. In order to verify the operation of the drop probability p values of the PID algorithm in the FPGA that correspond to the p values are measured in the real network environment. The p values and q values [10] of PID queue management algorithms in the real router as shown in Table I To see more data, we can use C language :" printf (" \ n q = % d", "p = % d \ n", q, p);" real-time outputs discard probability p values and the corresponding q values, as shown in Fig. 17 . The router receive the p values calculated by the FPGA, Since the coefficient a, b, c expand 10 8 times, compared them with the data in Table   I , so divide the same 10 8 times can we obtain real p values as in Table I . This paper proposes a kind of project which is about FPGA hardware implementation scheme for PID AQM algorithm, which improves the efficiency and accuracy of AQM and provides a prerequisite for the PID AQM algorithm fully implemented and accurate operation. This paper solved the problem of FPGA side module that drives PID algorithm module and serial communication, Laying the foundation for PID AQM algorithm implementation.
